Search Jobs
Protingent
http://cdn.haleymarketing.com/templates/61820/logos/protingent-hml.png
http://www.protingent.com
http://www.protingent.com
true
System IP Design Verification Engineer
1st Street , # San Jose, CA 95134 US
Posted: 03/11/2025
2025-03-11
2025-04-18
Employment Type:
Contract
Department: VMS
Job Number: 30237
Industry: MDEV - Medical Device
Job Description
Job Title: System IP Design Verification Engineer
Position Description: Protingent Staffing has an exciting contract opportunity for System IP Design Verification Engineer with our client located in San Jose, CA.
Job Description: As a Senior Staff System IP Design Verification Contractor, you will contribute to the functional verification of System IP including coherent interconnect and caches. This is a technical individual contributor role with heavily involved hands-on project execution. A strong background in Design Verification and hands-on experience with both block-level and top-level is required to be successful in this role.
Job Responsibilities:
• Architecting and building re-usable testbenches right from scratch
• Proposing and driving best practices/methodologies/automation that can improve productivity
• Owning key features and timely execution of tasks as per milestones
• Experience with GLS [gate level simulation]
• Creating test plans as per spec and presenting to various stakeholders
• Working with designers to resolve any spec issues
• Creating test benches, verification environments, stimulus, tests
• Collaborating with designers to verify the correctness of a design feature, and resolve fails
• Developing assertions, checkers, covergroups, Systemverilog constraints
• Debugging and root causing functional fails from regressions
• Analyzing code and functional coverage results, performing gap analysis
• Working with SoC team to debug functional fails during IP bringup and feature execution
• Collaborating with Physical design teams, running and debugging gate-level simulations
• Collaborating with Performance verification teams to help with co-sim TB bringup
• Bringup power-aware verification with UPF.
• Helping with Silicon bringup and root causing failures.
Job Qualifications:
• Phd/MS/BS in Electrical or Computer Engineering
• 12+ years industry experience in a design verification role
• Expert hands-on coding skills in Testbench, Stimulus, checkers development, coverage closure.
• Experience with System Verilog, UVM or equivalent.
• Knowledge of ARM protocols or equivalent protocols – CHI, AXI, ACElite, APB.
• Experience with Git version control, Unix/Perl/Python scripting.
• Good written and verbal communication skills.
• Experience with GLS, power vector generation.
Nice To Have:
• Formal verification skills will be a plus
• Combined experience with coherent interconnect, caches and LPDDR memory controllers will be a plus.
Job Details:
• Contract: 6 months
• Pay Range: $100 - $120 /hr
• Location: San Jose, CA or Austin, TX (Onsite).
Benefits Package: Protingent offers competitive salaries, insurance plan options (HDHP plan or POS plan), education/certification reimbursement, pre-tax commuter benefits, Paid Time Off (PTO), and an administered 401k plan.
About Protingent: Protingent is a niche provider of top Engineering and IT talent to Software, Electronics, Medical Device, Telecom, and Aerospace companies nationwide. Protingent exists to make a positive impact and contribution to the lives of others as well as our community by providing relevant, rewarding, and exciting work opportunities for our candidates.
Position Description: Protingent Staffing has an exciting contract opportunity for System IP Design Verification Engineer with our client located in San Jose, CA.
Job Description: As a Senior Staff System IP Design Verification Contractor, you will contribute to the functional verification of System IP including coherent interconnect and caches. This is a technical individual contributor role with heavily involved hands-on project execution. A strong background in Design Verification and hands-on experience with both block-level and top-level is required to be successful in this role.
Job Responsibilities:
• Architecting and building re-usable testbenches right from scratch
• Proposing and driving best practices/methodologies/automation that can improve productivity
• Owning key features and timely execution of tasks as per milestones
• Experience with GLS [gate level simulation]
• Creating test plans as per spec and presenting to various stakeholders
• Working with designers to resolve any spec issues
• Creating test benches, verification environments, stimulus, tests
• Collaborating with designers to verify the correctness of a design feature, and resolve fails
• Developing assertions, checkers, covergroups, Systemverilog constraints
• Debugging and root causing functional fails from regressions
• Analyzing code and functional coverage results, performing gap analysis
• Working with SoC team to debug functional fails during IP bringup and feature execution
• Collaborating with Physical design teams, running and debugging gate-level simulations
• Collaborating with Performance verification teams to help with co-sim TB bringup
• Bringup power-aware verification with UPF.
• Helping with Silicon bringup and root causing failures.
Job Qualifications:
• Phd/MS/BS in Electrical or Computer Engineering
• 12+ years industry experience in a design verification role
• Expert hands-on coding skills in Testbench, Stimulus, checkers development, coverage closure.
• Experience with System Verilog, UVM or equivalent.
• Knowledge of ARM protocols or equivalent protocols – CHI, AXI, ACElite, APB.
• Experience with Git version control, Unix/Perl/Python scripting.
• Good written and verbal communication skills.
• Experience with GLS, power vector generation.
Nice To Have:
• Formal verification skills will be a plus
• Combined experience with coherent interconnect, caches and LPDDR memory controllers will be a plus.
Job Details:
• Contract: 6 months
• Pay Range: $100 - $120 /hr
• Location: San Jose, CA or Austin, TX (Onsite).
Benefits Package: Protingent offers competitive salaries, insurance plan options (HDHP plan or POS plan), education/certification reimbursement, pre-tax commuter benefits, Paid Time Off (PTO), and an administered 401k plan.
About Protingent: Protingent is a niche provider of top Engineering and IT talent to Software, Electronics, Medical Device, Telecom, and Aerospace companies nationwide. Protingent exists to make a positive impact and contribution to the lives of others as well as our community by providing relevant, rewarding, and exciting work opportunities for our candidates.
Meet Your Recruiter
Share This Job:
Related Jobs:
Login to save this search and get notified of similar positions.About San Jose, CA
Explore exciting job opportunities around San Jose, California! Known as the heart of Silicon Valley, this vibrant city offers a dynamic career landscape with countless growth prospects in tech, engineering, and beyond. San Jose boasts a thriving arts scene, with landmarks like the Tech Museum of Innovation and the San Jose Museum of Art, as well as fantastic dining options that range from trendy cafes to authentic taquerias. With its proximity to beautiful parks like Alum Rock Park and numerous entertainment options, including performances at the San Jose Center for the Performing Arts and cheering for the San Jose Sharks hockey team at the SAP Center, there's no shortage of reasons to kick-start your career in this enchanting city. Discover your next big opportunity in San Jose today!