Search Jobs
Protingent
http://cdn.haleymarketing.com/templates/61820/logos/protingent-hml.png
http://www.protingent.com
http://www.protingent.com
true
Analog Design Engineer
2485 Augustine Drive Santa Clara, CA 95054 US
Posted: 01/10/2024
2024-01-10
2024-03-17
Employment Type:
Contract
Department: VMS
Job Number: 28225
Industry: MFG - Manufacturing
Job Description
Position Title:Â Analog Design Engineer
Position Description: Protingent Staffing has an exciting direct hire opportunity for Analog Design Engineer with our client that is located in San Diego, CA.
Job Responsibilities:
• Help design of building blocks of a PLL
• Run pre-tapeout verification flows to confirm design meets performance, power, reliability and timing requirements.
• Work closely with layout engineers to deliver the physical design as well as define production/bench-level test plans with post-silicon characterization groups for silicon evaluation to ensure interlocked and high-quality execution.
Job Qualifications:
• Master’s or bachelor’s degree in electrical engineering or equivalent required
• 3-5 years of professional experience in the semiconductor industry
• Experience in FinFET & Dual Patterning nodes such as 16/14/10/7nm/5nm
• Hands-on design experience in performance analog and hybrid Phase Locked Loops, analog-to-digital (ADC), digital-to-analog (DAC) data converter, VCO, LDO, bandgap, charge pump, op-amps, interpolator circuits.
• Experience with the following is a plus: Digital PLL techniques, TDC or DSP and control theory experience related to digital PLLs, Dual charge-pump PLL designs, Fractional-N PLLs, spread-spectrum PLLs.
• Proficient with Cadence custom circuit design tools like ADE-L and ADE-XL and running Monte-Carlo, noise, aging, EM and IR drop simulations and stability analysis. Helic/EMX is a plus.
• Have good experience with simulation tools such as Spectre, Hspice, AFS, and MATLAB, System Verilog, Python.
• Capable of understanding DRC and LVS results with verification tools (Calibre, ICV, or like)
• Proficiency in scripting languages like Perl, Python, matlab etc. is a plus.
• Able to work effectively in a team, with good interpersonal skills, enthusiasm and positive energy
• Possess strong analytical/problem solving skills and pronounced attention to details
• Must be a self-starter, and able to independently drive tasks to completion.
Must Have:
• Solid knowledge Analog Circuit Design in FinFET technology specifically in PLLs and associated subblocks including VCO, charge-pump, dividers, state machines, LDO, feedback and compensation techniques, bandgap, TDC, interpolator circuits, high speed buffers etc.
• Solid knowledge of industry standard tools and practices for analog circuit design
• Good knowledge in Physical design, STA, methodology scripts (Tcl), knowledge on Perl, Python
• Quality-oriented mindset
• Strong and effective communication skills and team spirit.
Job Details:
• Contract: 12 months (Possible of extension)
• Pay Range: $45 - $51 /hr
• Location: San Diego, Fort Collins, Austin preferred.
Benefits Package: Protingent offers competitive salaries, insurance plan options (HDHP plan or POS plan), education/certification reimbursement, pre-tax commuter benefits, Paid Time Off (PTO), and an administered 401k plan.
About Protingent:Â Protingent is a niche provider of top Engineering and IT talent to Software, Electronics, Medical Device, Telecom, and Aerospace companies nationwide. Protingent exists to make a positive impact and contribution to the lives of others as well as our community by providing relevant, rewarding, and exciting work opportunities for our candidates.
Position Description: Protingent Staffing has an exciting direct hire opportunity for Analog Design Engineer with our client that is located in San Diego, CA.
Job Responsibilities:
• Help design of building blocks of a PLL
• Run pre-tapeout verification flows to confirm design meets performance, power, reliability and timing requirements.
• Work closely with layout engineers to deliver the physical design as well as define production/bench-level test plans with post-silicon characterization groups for silicon evaluation to ensure interlocked and high-quality execution.
Job Qualifications:
• Master’s or bachelor’s degree in electrical engineering or equivalent required
• 3-5 years of professional experience in the semiconductor industry
• Experience in FinFET & Dual Patterning nodes such as 16/14/10/7nm/5nm
• Hands-on design experience in performance analog and hybrid Phase Locked Loops, analog-to-digital (ADC), digital-to-analog (DAC) data converter, VCO, LDO, bandgap, charge pump, op-amps, interpolator circuits.
• Experience with the following is a plus: Digital PLL techniques, TDC or DSP and control theory experience related to digital PLLs, Dual charge-pump PLL designs, Fractional-N PLLs, spread-spectrum PLLs.
• Proficient with Cadence custom circuit design tools like ADE-L and ADE-XL and running Monte-Carlo, noise, aging, EM and IR drop simulations and stability analysis. Helic/EMX is a plus.
• Have good experience with simulation tools such as Spectre, Hspice, AFS, and MATLAB, System Verilog, Python.
• Capable of understanding DRC and LVS results with verification tools (Calibre, ICV, or like)
• Proficiency in scripting languages like Perl, Python, matlab etc. is a plus.
• Able to work effectively in a team, with good interpersonal skills, enthusiasm and positive energy
• Possess strong analytical/problem solving skills and pronounced attention to details
• Must be a self-starter, and able to independently drive tasks to completion.
Must Have:
• Solid knowledge Analog Circuit Design in FinFET technology specifically in PLLs and associated subblocks including VCO, charge-pump, dividers, state machines, LDO, feedback and compensation techniques, bandgap, TDC, interpolator circuits, high speed buffers etc.
• Solid knowledge of industry standard tools and practices for analog circuit design
• Good knowledge in Physical design, STA, methodology scripts (Tcl), knowledge on Perl, Python
• Quality-oriented mindset
• Strong and effective communication skills and team spirit.
Job Details:
• Contract: 12 months (Possible of extension)
• Pay Range: $45 - $51 /hr
• Location: San Diego, Fort Collins, Austin preferred.
Benefits Package: Protingent offers competitive salaries, insurance plan options (HDHP plan or POS plan), education/certification reimbursement, pre-tax commuter benefits, Paid Time Off (PTO), and an administered 401k plan.
About Protingent:Â Protingent is a niche provider of top Engineering and IT talent to Software, Electronics, Medical Device, Telecom, and Aerospace companies nationwide. Protingent exists to make a positive impact and contribution to the lives of others as well as our community by providing relevant, rewarding, and exciting work opportunities for our candidates.
Meet Your Recruiter
Share This Job:
Related Jobs:
Login to save this search and get notified of similar positions.About Santa Clara, CA
Ready to take the next step in your career? Explore our job opportunities in the vibrant area around Santa Clara, California. Located in the heart of Silicon Valley, this region offers unparalleled growth opportunities in tech, innovation, and beyond. With attractions like Levi's Stadium, the Santa Clara Convention Center, and the nearby California's Great America theme park, there's always something exciting to do. Indulge in the diverse culinary scene, catch a show at the Triton Museum of Art or the historic Santa Clara Theatre, or cheer for the San Francisco 49ers at Levi's Stadium. Discover why Santa Clara is the perfect place to elevate your career and enjoy a rich blend of culture and charm!